This paper describes a recent project within the IBM Java Technology Centre at Hursley, to use CSP and the FDR model-checking tool to analyse the cause of certain deadlocks within the Java class loader. Techniques for the CSP modelling of several procedural programming patterns such as recursion, multi-threading and locking are presented, together with their application to the specific case of the Java class loader.
INTRODUCTION
The work described in this paper was motivated by the observation of deadlocks within the Java class loader under certain conditions involving multiple loaders. CSP (Communicating Sequential Processes process algebra, Hoare 1985) and FDR (Failures-Divergences Refinement model-checking tool, Formal Systems 2007) make an ideal combination for investigating such behaviour because the notation is suited to modelling concurrent program structures and the tool automates the checking of an implementation model against required behaviour expressed as a CSP specification. The emphasis of the paper is more on the techniques for modelling and verifying multithreaded procedural software, rather than the details of the case-study, which has been greatly simplified.
MODELLING TECHNIQUES
It is useful to have a repertoire of techniques and standard patterns for procedural software modelling in CSP, as this makes the modelling work fast and repeatable, and results in more easily understood models. Some of the main patterns used in the class loader model are summarized here:
Procedural software
The software stack is modelled as an assembly of interacting processes which may be broadly categorised into two types: procedure or data. A procedure process typically has input and output channels representing call and return from methods. A data process may have several channels representing atomic operations on a datatype. In practice the distinction between procedure and data processes may be somewhat blurred. There does not necessarily have to be a 1-1 relation between methods and CSP processes, however this can help to make the model clearer.
Recursion
A recursive procedure requires a copy of the corresponding process for each level of recursion included in the model. Primed channel tags are a useful convention to represent invocation of the next level. The CSP M (machine-readable dialect of CSP) replicated linked parallel construct provides a useful mechanism for assembling several levels of recursion. The occurrence of a primed channel event indicates the equivalent of stack overflow and hence either unbounded recursion or that more levels (larger stack) are required in the implementation model. 
Multi-threading
Each thread is represented by a separate instance of the procedure stack (including recursively invoked procedures if applicable) where external events are labelled with a unique thread ID. These thread-labelled instances are interleaved to represent the independent parallel execution of each thread, and then composed in parallel with singleton instances of the processes representing shared data or control components such as datatypes, monitors and locks.
Locking (synchronization)
CSP has no built in concept of a lock, so an explicit model of locking is required. In its initial state a lock may be obtained by any thread. Once locked, a lock may be locked or unlocked by the owning thread. Unlocking by any other thread is invalid, and no other thread may obtain the lock. The depth of nested locking must be bounded, or the lock process will be infinite and FDR will not be able to process it.
There are several ways to incorporate the locks into the model:
1. Add explicit lock/unlock events to the implementations of synchronized methods to invoke the lock processes directly. 2. Allow the locks to observe (& hence control) the entry/exit events for synchronized methods. 3. Other techniques, including hybrids of the above.
Option (2) is the least invasive and most flexible approach for the present case, since it allows the locking model to be modified while leaving the definitions of the methods unchanged: only the assembly of the system need be changed to alter the synchronization pattern. This will work as long as the relevant events are not hidden by the assembly constructs, e.g. linked parallel may not be used for channels which are to be synchronized.
Arbitrary structures
One of the strengths of FDR is its ability to search a state space for behaviour in conflict with a specification, including all possible outcomes of a non-deterministic choice. We can therefore use a non-deterministic model to search arbitrary data-structures. Non-determinism can be introduced explicitly through the CSP ND-choice operator or implicitly when a deterministic choice is hidden.
CASE STUDY

Specification
From the point of view of a single thread, the Loaders will load any class successfully via any loader, and then be ready to load the same or any other class again. When multiple threads are present, each thread should have the potential to behave as an independent, interleaved copy of Loaders.
Loaders = load_i?l.c -> load_o!l -> Loaders
MTLoaders = ||| t: ThreadId @ Loaders[[load_i <-t_load_i.t,load_o <-t_load_o.t]]
Implementation
The model presented here is an abstraction of the actual implementation, intended to model only relevant aspects of the design for the purpose of investigating erroneous classloader behaviour. The mapping between Java class loader methods and the corresponding CSP processes and associated input & output channels is given below:
Java method CSP process(es) Input channel Output channel Notes: loadClass()
LoadClass loadc_i loadc_o procedure findClass() FindClass findc_i findc_o procedure resolveClass() ResolveClass ─ ─ procedure ─ ClassLoader find, define data process ClassLoader is a simple datatype process and hence does not allow detection of possible interleaving of find and define methods on a class loader, however we can detect an attempt to find or define a class in the wrong loader, by diverging after an invalid access attempt or if define is invoked with the relevant class already loaded. The main part of the implementation model comprises two procedure processes, LoadClass and FindClass, which itself has a sub-process ResolveClass. There is a recursive invocation of LoadClass which may originate from either process. The following diagram illustrates the structure of a single level of the stack: At present, recursion is limited to invocation of loadClass(), either by direct delegation to another class loader, or during resolution from findClass(). If too few levels are used, this results in an invalid refinement due to a primed event in the trace.
The use of replicated linked parallel is possible for assembling the recursive stack because loadClass() is not synchronized, so the loadc_ events may be hidden at this stage of the assembly. If synchronization might ever be required on loadClass() then loadc_ events would need to remain visible in order to communicate with the locks.
For the multi-threaded implementation model we simply replicate the code stack for each thread, labelling all events with the originating thread where relevant (i.e. all except interactions with ClassLoaders, Wiring and Classes which are thread agnostic).
The threads are assembled with ClassLoaders and Wiring, which are shared by all threads, hiding ClassLoader channels but leaving findClass() entry and exit channels visible for potential synchronization. In this example we need a lock for each loader, and assembling the implementation requires a slightly complicated linkage because of the mismatch in channel types between the locks (LoaderId.ThreadId) and the synchronization events {|t_findc_i,t_findc_o|}.
FDR refinement model-checking:
The CSP M script includes three refinement assertions:
1. The single-threaded specification is refined by the single-threaded implementation. 2. The multi-threaded specification is refined by the multi-threaded implementation without locking. 3. The multi-threaded specification is refined by the multi-threaded implementation with synchronization of the findClass() method.
In all cases the most general semantic model of CSP (failures-divergences) is used for the refinement check. The first of the above checks succeeds, while the last two do not. Use of the FDR debug tool reveals that the implementation without locking diverges due to duplicate define() invocations caused by a race between threads; while the synchronized version deadlocks as two threads may attempt to obtain the locks on the two class loaders in reverse order. In the latter case the debug tool also provides an example of a wiring and class hierarchy in which the deadlock arises.
CONCLUSION
This paper has illustrated some techniques for modelling procedural multi-threaded software in CSP with reference to a simple example derived from the analysis of deadlocks in the Java class loader, and shown how the FDR tool may be used to investigate possible behaviours of the system.
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